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Abstract
Cortical synapse organization supports a range of dynamic states on multiple spatial and temporal
scales, from synchronous slow wave activity (SWA), characteristic of deep sleep or anesthesia, to fluc-
tuating, asynchronous activity during wakefulness (AW). Such dynamic diversity poses a challenge for
producing efficient large-scale simulations that embody realistic metaphors of short- and long-range
synaptic connectivity. In fact, during SWA and AW different spatial extents of the cortical tissue are
active in a given timespan and at different firing rates, which implies a wide variety of loads of local
computation and communication. A balanced evaluation of simulation performance and robustness
should therefore include tests of a variety of cortical dynamic states. Here, we demonstrate perfor-
mance scaling of our proprietary Distributed and Plastic Spiking Neural Networks (DPSNN) simu-
lation engine in both SWA and AW for bidimensional grids of neural populations, which reflects the
modular organization of the cortex. We explored networks up to 192×192 modules, each composed
of 1250 integrate-and-fire neurons with spike-frequency adaptation, and exponentially decaying inter-
modular synaptic connectivity with varying spatial decay constant. For the largest networks the total
number of synapses was over 70 billion. The execution platform included up to 64 dual-socket nodes,
each socket mounting 8 Intel Xeon Haswell processor cores @ 2.40GHz clock rate. Network initial-
ization time, memory usage, and execution time showed good scaling performances from 1 to 1024
processes, implemented using the standard Message Passing Interface (MPI) protocol. We achieved
simulation speeds of between 2.3×109 and 4.1×109 synaptic events per second for both cortical states
in the explored range of inter-modular interconnections.
1 Introduction
At the large scale, the neural dynamics of the cerebral cortex result from an interplay between local
excitability and the pattern of synaptic connectivity. This interplay results in the propagation of neural
activity. A case in point is the spontaneous onset and slow propagation of low-frequency activity waves
during the deep stages of natural sleep or deep anesthesia [1–4].
The brain in deep sleep expresses slow oscillations of activity at the single-neuron and local network
levels which, at a macroscopic scale, appear to be synchronized in space and time as traveling waves
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(slow-wave activity, SWA). The “dynamic simplicity” of SWA is increasingly being recognized as an
ideal test bed for refining and calibrating network models composed of spiking neurons. Understanding
the dynamical and architectural determinants of SWA serves as an experimentally grounded starting
point to tackle models of behaviorally relevant, awake states [5–7]. A critical juncture in such a logical
sequence is the description of the dynamic transition between SWA and asynchronous, irregular activity
(AW, asynchronous wake state) as observed during fade-out of anesthesia, for instance, the mechanism
of which is still a partially open problem [7–9]. To help determine the mechanism of this transition,
it may be of interest to identify the factors enabling the same nervous tissue to express global activity
regimes as diverse as SWA and AW. Understanding this repertoire of global dynamics requires high-
resolution numerical simulations of large-scale networks of neurons which, while keeping a manageable
level of simplification, should be realistic with respect to both nonlinear excitable local dynamics and
to the spatial dependence of the synaptic connectivity (as well as the layered structure of the cortex)
[10–13].
Notably, efficient brain simulation is not only a scientific tool, but also a source of requirements and
architectural inspiration for future parallel/distributed computing architectures, as well as a coding
challenge on existing platforms. Neural network simulation engine projects have focused on: flexibility
and user friendliness, biological plausibility, speed and scalability (e.g. NEST [14,15], NEURON [16,17],
GENESIS [18], BRIAN [19, 20]). Their target execution platforms can be either homogeneous or het-
erogeneous (e.g. GPGPU-accelerated) high-performance computing (HPC) systems, [21–23], or neuro-
morphic platforms, for either research or application purposes (e.g. SpiNNaker [24], BrainScaleS [25],
TrueNorth [26]).
From a computational point of view, SWA and AW pose different challenges to simulation engines,
and comparing the simulator performance in both situations is an important element in assessing the
general value of the choices made in the code design. During SWA, different and limited portions of
the network are sequentially active, with a locally high rate of exchanged spikes, while the rest of the
system is almost silent. On the other hand, during AW the whole network is homogeneously involved
in lower rate asynchronous activity. In a distributed and parallel simulation framework, this raises the
question of whether the computational load on each core and the inter-process communication traffic
are limiting factors in either cases. We also need to consider that activity propagates for long distances
across the modeled cortical patch, therefore the impact of spike delivery on the execution time depends
on the chosen connectivity. Achieving a fast and flexible simulator, in the face of the above issues, is
the purpose of our Distributed and Plastic Spiking Neural Networks (DPSNN) engine. Early versions
of the simulator [27] originated from the need for a representative benchmark developed to support the
hardware/software co-design of distributed and parallel neural simulators. DPSNN was then extended
to incorporate the event-driven approach of [28], implementing a mixed time-driven and event-driven
strategy similar to the one introduced in [29]. Here, we report the performances of DPSNN in both
slow-wave (SW) and AW states, for different sizes of the network and for different connectivity ranges.
Specifically, we discuss network initialization time, memory usage and execution times, and their strong
and weak scaling behavior.
2 Materials and methods
2.1 Description of the Distributed Simulator
DPSNN has been designed to be natively distributed and parallel, with full parallelism also exploited
during the creation and initialization of the network. The full neural system is represented in DPSNN
by a network of C++ processes equipped with an agnostic communication infrastructure, designed to
be easily interfaced with both Message Passing Interface (MPI) and other (custom) software/hardware
communication systems. Each C++ process simulates the activity of one or more clusters of neighboring
neurons and their set of incoming synapses. Neural activity generates spikes with target synapses in
other processes; the set of “axonal spikes” is the payload of the associated exchanged messages. Each
axonal spike carries the identity of its producing neuron and its original time of emission (AER, Address
Event Representation [30]). Axonal spikes are only sent to target processes where at least one target
synapse exists.
The memory cost of point-like neuron simulation is dominated by the representation of recurrent
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synapses which, in the intended biologically plausible simulations, are numbered in thousands per
neuron. When plasticity support is switched off, the local description of each synapse includes only the
identity of the target and source neurons, the synaptic weight, the transmission delay from the pre- to
the post-synaptic neuron, and an additional optional identifier for possible different types of synapse
(see Table 1).
Table 1: Representation of recurrent synapses. Static synapses cost 12 bytes per synapse. Plasticity
support adds a cost of 8 bytes per synapse
Synaptic representation
Static (12 bytes/synapse) Plasticity (8 bytes/synapse)
FIELD Source neuron ID Target neuron ID Weight Delay Kind Last spiking time Derivative
SIZE (byte) 4 4 2 1 1 4 4
When the synaptic plasticity support is switched on, each synapse takes note of its own previous ac-
tivation time. For every postsynaptic neuron spike and synaptic event a Spike-timing-dependent plas-
ticity (STDP) contribution is computed using double floating point precision. Individual STDP events
contribute to synaptic Long Term Potentiation (LTP) and Depression (LTD) through a first order low
pass filter operating at a longer timescale than that of neural dynamics. Intermediate computations are
performed in double precision, while the status of the low-pass filter is stored in the synaptic represen-
tation using single floating point precision. In the present work, synaptic plasticity is kept off.
During the initialization phase only, each synapse is represented at both the processes storing the
source and target neuron because, in the current implementation, each process sends to each member in
the subset of processes to be connected a single message requesting the creation of all needed synaptic
connections. This memory overhead could be reduced by splitting the generation of connection requests
in group, at the price of a proportional increase in the number of communication messages needed by
the initialization phase. Indeed this is the moment of peak memory usage. Afterwards, the initialization
synapses are stored exclusively in the process-hosting target neurons. For each process, the list of all
incoming synapses is maintained. The synaptic list is double-ordered: synapses with the same delay
are grouped together and are further ordered by presynaptic neuron index as in [28]. Incoming spikes
are ordered according to the identity of the presynaptic neurons. The ordering of both the synaptic list
and incoming spikes helps a faster execution of the demultiplexing stage that translates incoming spikes
into synaptic events because it increases the probability of contiguous memory accesses while exploring
the synaptic list.
Because of the high number of synapses per neuron the relative cost of storing the neuron data
structure is relatively small. It mainly contains the parameters and status variables used to describe
the dynamics of the single-compartment point-like neuron. Moreover, it also contains the queue of
input spikes (both recurrent and external) that arrived during the previous simulation time step, with
their associated post-synaptic current value and time of arrival. External spikes are generated as a
Poissonian train of synaptic inputs. In the neuron data structure, double-precision floating-point storage
is adopted for the variables used in the calculation of the membrane potential dynamics, while all the
other variables and constant parameters related to the neuron are stored using single precision. Also,
we opted for double precision floating point computations, because of the dominance of the cost related
to the transport and memory accesses while distributing neural spikes to synapses.
In DPSNN there is no memory structure associated with external synapses: for each neuron, for each
incoming external spike the associated synaptic current is generated on the fly from a Gaussian distribu-
tion with assigned mean and variance (see Section 2.2); therefore external spikes have a computational
cost but a negligible memory cost. The described queuing system ensures that the full set of synaptic
inputs, recurrent plus external, are processed using an event-driven approach.
2.1.1 Execution Flow: Overview of the Mixed Time- and Event-driven Simulation Scheme
There are two phases in a DPSNN simulation: (1) the creation of the structure of the neural network and
its initialization; (2) the simulation of the dynamics of neurons (and synapses, if plasticity is switched
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on). For the simulation phase we adopted a combined event-driven and time-driven approach partially
inspired by [29]. Synaptic events drive the neural dynamics, while the message passing of spikes among
processes happens at regular time steps, which must be set shorter than the minimum synaptic delay
to guarantee the correct causal relationship in the distributed simulation. The minimum axo-synaptic
delay sets the communication time step of the simulation, in our case 1ms.
Figure 1 describes the main blocks composing the execution flow and the event- or time-driven na-
ture of each block. The simulation phase can be broken down into the following phases: (1) identification
of the subset of neurons that spiked during the previous time step, and (when plasticity is switched on)
computation of an event-driven STDP contribution; (2) spikes are sent to the cluster of neurons where
target synapses exist (inter-process communication blocks in the figure); (3) the list of incoming spikes
to each process is placed into the double-ordered synaptic list, waiting for a number of time steps that
match the synaptic delays, at which point the corresponding target synapses are activated; (4) synapses
inject their event into queues that are local to their post-synaptic neuron and compute the STDP plas-
ticity contribution; (5) each neuron sorts the lists of input events produced by recurrent and external
synapses; (6) for each event in the queue, the neuron integrates its own dynamic equations using an
event-driven solver. Periodically, at a slower time step (1 s in the current implementation), all synapses
modify their efficacies using the integrated plasticity signal described above. Later sections describe the
individual stages and data representation in further detail.
2.1.2 Spike Messages: Representation and Communication
Spike messages are defined according to an AER, where each spike is represented by the identity of
the spiking neuron, and the spiking time. Spikes sharing a target process (i.e., targeting the cluster of
neurons managed by a process) are packed into “axonal spikes” messages that are delivered from the
source process to its target processes during the communication phase. During execution, the “axon”
arborization is managed by the target process in order to reduce the network communication load.
Its construction during the initialization phase involves the following steps: in a “fan-out” step, each
process notifies the processes which will host the target synapses of its own neurons. In the next “fan-
in” step, each target process stores its own list of source neurons, and the associated double-ordered list
of incoming synapses. For details about the initial construction of the connectivity infrastructure and
the delivery of spiking messages see Supplementary Materials.
2.1.3 Bidimensional Grids of Cortical Columns and their Mapping onto Processes
Neural networks are organized in this study as bidimensional grids of modules (mimicking cortical
columns) as in [31]. Each module is composed of 1250 point-like neurons, and further organized into
subpopulations. The set of cortical columns can be distributed over a set of processes (and processors):
each process can either host a fraction of a column (e.g. ½, ¼. . . ), a whole single column, or several
columns (up to 576 columns per process for the experiments reported in this paper). In this respect, our
data distribution strategy aims to store in contiguous memories neighboring neurons and their incoming
synapses. As usual in parallel processing, for a given problem size the performance tends to saturate
and then to worsen, as it is mapped onto an excessively large number of processors, so that for each
grid size an optimal partitioning onto processes is heuristically established, in terms of the performance
measure defined in Section 2.4.
Each process runs on a single processor; if hyperthreading is active, more than one process can
be simultaneously executed on the same processor. For the measures in this paper, hyperthreading
was deactivated, so that one hardware core always runs a single process. In DPSNN, distributing the
simulation over a set of processes means that both the initialization and the run phases are distributed,
allowing the scaling of both phases with the number of processes, as demonstrated by the measures
reported in Section 3.
2.2 Model Architecture and Network States
For each population in the modular network, specific parameters for the neural dynamics can be de-
fined, as well as specific intra- and inter-columnar connectivity and synaptic efficacies. Connectivity
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Figure 1: Execution flow. Each software process composing a DPSNN simulation represents one (or
more) clusters of spatially neighboring neurons and their incoming synapses. Each process iterates
over the blocks listed here which simulates the activity of local neurons and incoming synapses, their
plasticity and the exchange of messages through axo-dendritic arborizations. It is a sequential flow of
event-driven and time-driven computational and communication (inter- and intra-process) blocks (see
the label on the left of each block). The measure of the relative execution times of the blocks is used to
guide the optimization effort and to drive the co-design of dedicated hardware/software architectures.
among different populations can be modeled with specific laws based on distance-dependent probabil-
ity, specific to each pair of source and target subpopulation. By suitably setting the available intercon-
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nections between different populations, cortical laminar structures can also be potentially modeled in
the simulation engine.
The grids (see Table 2) are squares in a range of sizes (24×24, 48×48, 96×96, 192×192). Each local
module is always composed of K = 1250 neurons, further subdivided into subpopulations. We im-
plemented a ratio of 4:1 between excitatory and inhibitory neurons (KI=250 neuron/module); in each
module, excitatory neurons (E) were divided into two subpopulations: KF=250 (25%) strongly coupled
“foreground” neurons (F), having a leading role in the dynamics, and KB=750 (75%) “background” neu-
rons (B) continuously firing at a relatively low rate. Populations on the grid are connected to each other
through a spatial connectivity kernel. The probability of connection from excitatory neurons decreases
exponentially with the inter-module distance d:
Ctsλ(d) = C0tsλ × exp(
−d
λ
) . (1)
More specifically, d is the distance between the source (s = {F, B}), and target (t = {F, B, I}) module,
and λ a characteristic spatial scale of connectivity decay. d and λ are expressed using inter-modular
distance units (imd). For the simulations here described, the translation to physical units sets imd in the
range of a few hundreds micrometers. Simulations are performed considering different λ values (0.4,
0.5, 0.6, 0.7) imd, but C0tsλ is set so as to generate the same mean number of projected synapses per neuron
(Mt = 0.9 ∗ Kt, t = {F, B, I}) for all λ values. Connections originating from inhibitory neurons are local
(within the same local module) and also in this case Mt = 0.9 ∗ Kt, t = {F, B, I}. All neurons of the same
type (excitatory/inhibitory) in a population share the same mean number of incoming synapses. The
connectivity has open boundary conditions on the edges of the two-dimensional surface.
Synaptic efficacies are randomly chosen from a Gaussian distribution with mean Jts and SD ∆Jts,
chosen in different experiments so as to set the system in different working regimes and simulate dif-
ferent states. The procedure for the selection of the efficacies is based on a mean-field method described
below. Each neuron also receives spikes coming from neurons belonging to virtual external populations,
collectively modeled as a Poisson process with average spike frequency νext and synaptic efficacy Jext.
Excitatory neurons are point-like leaky integrate-and-fire (LIF) neurons with spike frequency adaptation
(SFA) [31,32]. SFA is modeled as an activity-dependent self-inhibition, described by the fatigue variable
c(t). The time evolution of the membrane potential V(t), and c(t), of excitatory neurons between spikes
is governed by: 
V˙ = −V−Eτm − gc cCm +∑ Jiδ(t− ti − δi) +∑ Jiextδ(t− t
poiss
i )
c˙ = − cτc + αc ∑k δ(t− t
(k)
sp )
(2)
τm is the membrane characteristic time, Cm the membrane capacitance, and E the resting potential. SFA
is not considered for inhibitory neurons; that is, in (2), the second equation and the gc cCm term in the
first are absent. Incoming spikes, generated at times ti, reached the target neuron with delay δi and
provoked instantaneous membrane potential changes of amplitude Ji. Alike, external stimuli produce a
Jiext increment in the membrane potential, with t
poiss
i representing the spike times generated by a Pois-
son distribution of average νext. An output spike at time t
(k)
sp was triggered if the membrane potential
exceeded a threshold Vθ . On firing, the membrane potential was reset to Vr for a refractory period τarp,
whereas c was increased by the amount αc. Once the network connectivity and the neural dynamics
have been defined, synaptic efficacies and external stimuli can be set to determine the dynamical states
accessible to the system, by means of mean-field theory.
We elaborated a dynamical mean-field description for our simulations. We assume that the input
received by the different neurons in a module are independent but are conditioned by the same (and
possibly time-dependent) mean and variance of the input synaptic current [33, 34].
The gain function φi for this kind of neurons was firstly found by [35] as the first-passage time (FPT)
of the membrane potential to the firing threshold, for an integrate-and-fire neuron with stationary white
noise input current, in the diffusion approximation.
Spike frequency adaptation is an important ingredient for the occurrence of slow oscillations in the
mean field dynamics [31, 32].
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The mean-field dynamics for the average activity νi, i = {F, B, I} is determined by the gain functions
φi as follows:
(F, B) :

ν˙i =
φi(
−→ν ,−→c )−νi
τE
c˙i = − ciτc + αcνi
; (I) : ν˙i =
φi(
−→ν )− νi
τI
(3)
where τE and τI are phenomenological time constants. The interplay between the recurrent excitation
embodied in the gain function, and the activity-dependent self-inhibition, is the main driver of the
alternation between a high-activity (Up) state and a low-activity (Down) state [31, 36].
In the mean-field description of the neural module, synaptic connectivity is chosen so as to match
the total average synaptic input the neurons would receive inside the multi-modular network. The fixed
points of the dynamics expressed by equations (3) can be analyzed using standard techniques [37]. The
nullclines of the system (where ν˙ = 0 or c˙ = 0) cross at fixed points that can be predicted to be either
stable or unstable. In the simulations described here, the strengths of recurrent synapses Jt,s connecting
source population s and target population t, and of external synapses Jt,ext, is randomly chosen from a
Gaussian distribution with mean Jt,s and variance ∆Jt,s = 0.25× Jt,s.
We relied on mean-field analysis to identify neural and network parameters setting the network’s
modules in SW or AW dynamic regimes. Figure 2A shows an example of nullclines for the mean-field
equations (3) of a system displaying SW. The black S-shaped line is the nullcline for the rate ν while
the red straight line is the one for the fatigue variable c (for details see [31, 36]). The stable fixed point,
at the intersection of the nullclines, has a low level of activity and is characterized by a small basin
of attraction: the system can easily escape from it thanks to the noise, and it gets driven towards the
upper branch of the ν nullcline from which, due to fatigue, it is attracted back to the fixed point, thus
generating an oscillation (see Figure 2B).
Network parameters can also be set in order to have an asynchronous state, mainly by setting a
lower Foreground-to-Foreground (FF) synaptic efficacy, which generates a more linear ν nullcline close
to the fixed point (see Figure 2C). In this case the basin of attraction of the fixed point is larger, and
oscillations do not occur, resulting in a stationary asynchronous state (see Figure 2D), in which neural
activity fluctuates around the mean-field fixed point. Table S1 in Supplementary Materials reports the
complete list of synaptic parameters for both SW and AW states.
2.3 Neural Activity Analysis
The simulation generates the spikes produced by each neuron in the network. From these, the time
course of the average firing rate for each subpopulation in the network can be computed using an arbi-
trary sampling step, which here we set to be 5 ms. Power spectra are computed using the Welch method
(see Figures 6B and 6E for examples of SW and AW power spectra including delta band).
A proxy to experimentally acquired multi-unit activity (MUA(t)) is computed as the average firing
rate of a simulated module. In similarity with experimental data analysis [31] we considered the loga-
rithm of such signal (log MUA(t)MUAdown ) where the MUAdown is the average MUA(t) in the Down state. A zero
mean white noise is added to emulate unspecific background fluctuations from neurons surrounding the
module. The variance of such noise (0.5) was chosen to match the width of experimental log MUA(t)MUAdown
distributions for bistable neural populations in their Down state.
For SW, the MUA(t) signal alternated between high and low activity states (Up and Down states).
T(x, y), the Down-to-Up transition time, is determined by a suitable threshold and is detected for each
point in the spatial grid, defining the propagation wavefront. V(x, y), the absolute value of wavefront
speed, can be computed as
V(x, y) =
1√
( ∂T(x,y)∂x )
2 + ( ∂T(x,y)∂y )
2
(4)
The average speed during the collective Down-to-Up transitions is obtained by averaging V(x, y) over
all the simulated positions (x, y).
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Figure 2: Dynamical representation of the SW and AW states. (A) Phase space representation of mean-
field analysis with a weakly stable fixed point. (B) Firing-rate time course for an example module, for
foreground, background, and inhibitory sub-populations (respectively in black, blue, and red) in the SW
state. (C) Phase space representation of mean-field analysis with a stable fixed point at a high level of
activity. (D) Firing-rate time course for an example module, for foreground, background, and inhibitory
sub-populations (respectively in black, blue, and red) in the AW state.
2.4 Performance Measures
Performance is quantified in terms of “strong scaling” and “weak scaling”: the former refers to keeping
the problem size fixed and varying the number of hardware cores, while the latter refers to the increase
in equal proportions of the problem size and the number of hardware cores.
As a performance measure we computed the equivalent synaptic events per second as the product
of the total number of synapses (recurrent and external) and the number of spikes occurred across the
whole simulation, divided by the elapsed execution time. This way, a comparison of the simulation cost
among different problem sizes and hardware/software resources (core/processes) can be captured in a
single graph. Similarly, we defined a convenient metric to evaluate the memory efficiency of a simula-
8
tion: by dividing the total memory required by the simulation by the number of recurrent synapses to
be represented. Indeed, as stated in Section 2.1 we expect the memory usage to be dominated by the
representation of synapses which are thousands per neuron.
Scalability measurements were taken on different neural network sizes, varying the size of the grid of
columns and, for each size, distributing it over a different span of MPI processes. We selected four grid
sizes: 24×24 columns, including 0.7M neurons and 1.1G synapses; 48×48 columns including 2.8M neu-
rons and 4.4G synapses; 96×96 columns including 12M neurons and 17.6G synapses; 192×192 columns
including 46M neurons and 70G synapses. The number of processes over which each network size
was distributed varied from a minimum, bounded by memory, and a maximum, bounded by commu-
nication or HPC platform constraints (see Table 2). For the 192×192 configuration, only one measure
was taken because of memory requirements, corresponding to a run distributed over 1024 MPI pro-
cesses/hardware cores.
Execution times for SW were measured across the time elapsed between the rising edges of two
subsequent waves, and for AW across a time span of 3 s. In both cases, initial transients were omitted.
Table 2: Configurations used for the scaling measures of DPSNN.
Grid Number of columns Number of neurons Number of synapses MPI proc
Recurrent Total Min Max
24x24 576 0.72M 0.8G 1.1G 1 64
48x48 2304 2.88M 3.2G 4.4G 4 256
96x96 9216 11.52M 12.9G 17.6G 64 1024
192x192 36864 46.08M 51.8G 70.3G 1024 1024
2.5 Validation of Results and Comparison of Performances
We used NEST version 2.12, the high-performance general purpose simulator developed by the NEST
Initiative, as a reference for the validation of results produced by the specialized DPSNN engine and
for the comparison of its performances (speed, initialization time, memory footprint). The comparison
was performed for both SW and AW dynamical states, for a network of 4.4G synapses (48×48 grid of
columns). We assessed the correctness of results using power spectral density (PSD) analysis of the
temporal evolution of the firing rates of each subpopulation. Figure 3 reports an example of this com-
parison, showing the PSD match of NEST and DPSNN for each single subpopulation in a randomly
chosen position inside the grid of columns. In AW state the average firing rate is about 8.8Hz with
about 1125 synapses per neuron. Not surprisingly, NEST started to converge to the production of stable
Power Spectral Densities only when the integration time step was reduced down to 0.1ms. We used this
time step for all simulations used for comparison with DPSNN.
2.6 Execution Platforms
The benchmark measures assessing the DPSNN scalability in terms of run time, initialization time,
and memory usage herein described, were performed on the Galileo server platform provided by the
CINECA consortium. Galileo is a cluster of 516 IBM nodes, each of which includes 16-cores, distributed
on two Intel Xeon Haswell E5-2630 v3 octa-core processors clocked at 2.40GHz. The nodes are inter-
connected through an InfiniBand network. Due to the specific configuration of the server platform, the
maximum-allowed partition of the server includes 64 nodes. Hyperthreading is disabled on all cores,
therefore the number of MPI processes launched during each run exactly matches the hardware cores,
with a maximum of 1024 hardware cores (or equivalently MPI processes) available for any single run.
In the present version of the DPSNN simulator, parameters cannot be changed at runtime, and dynamic
equations are explicitly coded (i.e., no meta-description is available as an interface to the user).
Simulations used for validation and comparison between DPSNN and NEST were run on a smaller
cluster of eight nodes interconnected through a Mellanox InfiniBand network; each node is a dual-
socket server with a six-core Intel(R) Xeon(R) E5-2630 v2 CPU (clocked at 2.60GHz) per socket with
HyperThreading enabled, so that each core is able to run two processes.
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Figure 3: PSD comparison of NEST (red) and DPSNN (blue) simulation output. Comparison performed
on a single sub-population located in a specific cortical column of the simulated neural network grid.
From left to right, PSD of foreground excitatory (A), background excitatory (B) and inhibitory (C) neural
subpopulations.
3 Results
3.1 Initialization Times
The initialization time, in seconds, is the time required to complete the setup phase of the simulator,
which is necessary to build the whole neural network. Measures reported in Figure 4A show the scaling
of the DPSNN initialization time for four network grid sizes, distributed over a growing number of
hardware cores, which also correspond to MPI processes. Dashed colored lines represent strong scaling.
Weak scaling is represented by the four points connected by the dotted black line (each point refers to a
four-fold increase in the network size and number of used cores with respect to the previous one). For
the explored network sizes and hardware resources, the initialization time speedup is almost ideal for
fewer cores, while for the highest numbers of cores it is sub-ideal by a factor between 10% and 20%.
Figure 4B reports the scaling of the initialization time for two different values of the characteristic
spatial scale of the decay of the connection probability (λ), for a single grid size (96×96 columns). As
already explained, for all simulations we kept the total number of synapses per neuron constant. Going
from λ = 0.4 to λ = 0.6 imd, each excitatory neuron in a column has synaptic connections with neurons
in a number of other columns growing from 44 to 78 (neglecting variations to proximity to columns’
boundaries). Almost the same scaling is observed for both values of λ, with expected higher values for
the initialization of a network with longer-range connectivity. Indeed, a dependence of the initialization
time on synaptic connectivity range is expected, because it affects the proportion of target synapses re-
siding in different columns, for which MPI messaging is needed for the connectivity setup, as explained
in Materials and Methods.
3.2 Memory Occupation
In DPSNN, we expect the memory usage to be dominated by the representation of synapses, which are
thousands per neuron, with only a minor impact of the representation of neurons and external synapses.
Therefore, we defined a memory consumption metric as the total required memory divided by the num-
ber of recurrent synapses (see Section 2.4).
Each static synapse needs 12 bytes (see Table 1). As described in Section 2.1, during network initial-
ization synapses are generated by the process storing the source neuron. Subsequently, their values are
communicated to the process containing the target neuron. The result is that, only during the initial-
ization phase, each synapse is represented at both source and target processes. Therefore, we expect a
minimum of 24 bytes/(recurrent synapse) to be allocated during initialization, which is the moment of
peak memory usage.
The measured total memory consumption is between 25 and 32 bytes per recurrent synapse, for all
simulations performed, from 1 to 1024 MPI processes (Figure 5). From Figure 5A we observe a different
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Figure 4: Simulation initialization time. (A) Strong and weak scaling of the number of cores, for the four
different network sizes described in Table 2. The value of λ is kept constant, equal to 0.4 imd for the four
networks. The nearly linear decrease in initialization time for fixed problem sizes indicates an efficient
strong scaling, while the quality of weak scaling can be evaluated by observing the moderate increase
of the initialization time for a four-fold increase in network size and hardware resources (black dotted
line). (B) Initialization time scaling for a network of 17.6G synapses (96×96 grid of columns) using two
different λ values: 0.4 imd(light green) and 0.6 imd (dark green). For higher connectivity ranges, an
increase in the initialization time is registered.
trend of the memory cost vs number of cores, below and above the threshold of single-node platforms
(16 cores, see Section 2.6). Beyond a single node, additional memory is mainly required by the buffers
allocated by MPI interconnect libraries that adopt different strategies for communications over shared
memory (inside a node) or among multiple nodes (Figure 5A). The memory occupation per synapse
has been measured for different network sizes. Figure 5A shows that, for a given number of cores, the
memory overhead typically decreases for increasing size of the network, as expected.
Figure 5B shows the impact of the spatial scale of connectivity decay on the memory footprint. Here
the network has size 96×96 columns (for a total of 17.6G synapses), and λ = 0.4, 0.6 imd. As expected
the memory footprint, mainly dependent on the total number of synapses, essentially remains constant.
Note that the relative differences for λ = 0.4, 0.6 imd decrease as the number of cores increases; this
is consistent with the fact that, given the network size, for larger core numbers more columns get dis-
tributed on processes residing in different cores. This dilutes the effect of λ, which goes in the same
direction.
3.3 Simulation Speed and its Scaling
3.3.1 Impact of Simulated State (SW or AW)
DPSNN execution times for SW and AW state simulations are reported in Figure 6. Figures 6A and
6B show example snapshots of the simulated network activity in the SW and AW states, respectively;
Figures 6C and 6D show corresponding power spectra of the network activity, confirming the main
features predicted by theory for such states (such as the low-frequency power increase for SW, the high-
frequency asymptote proportional to the average firing rate, the spectral resonances related to SFA, and
delays of the recurrent synaptic interaction). Figures 6E and 6F represent strong scaling for SW and AW:
the wall-clock time required to simulate 1s of activity, vs number of processes, for four network sizes (see
Table 2). In the same plots, weak scaling behavior is measured by joining points referring to a four-fold
increase in both the network size and the number of processes.
Simulation speeds are measured using the equivalent synaptic-events-per-second metric, defined
in Section 2.4. Departures from the ideal scaling behavior (linearly decreasing strong scaling plots,
horizontal weak scaling plots) are globally captured in Figure 7A, for both SW and AW states and for
all the problem sizes. For the simulations reported in this study, the simplified synaptic-events-per-
second metric is a good approximation of a more complex metric separating recurrent and external
events (Poisson noise), as demonstrated by Figure 7B: looking in more detail, the simulation of recurrent
synaptic events is slower than that of external events that are locally generated by the routine that
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Figure 5: Memory usage. (A) Memory footprint per synapse for four different networks sizes, dis-
tributed over different numbers of cores. Peak memory usage is observed at the end of network ini-
tialization, when each synapse is represented at both the source and target process, with a minimum
expected cost of 24 byte/synapse (afterwards, memory is released on the source process). A differ-
ent MPI overhead is observable below and over the threshold of single-node platforms (16 cores). (B)
Memory footprint scaling with the number of cores for a network of 17.6G synapses (96 x 96 grid of
columns) using two different λ values: 0.4 imd (light green) and 0.6 imd(dark green). The total number
of generated synapses is nearly the same and the memory footprint remains substantially constant.
computes the dynamics of individual neurons. In our configurations there is about one order magnitude
more recurrent synaptic event than external.
As numbers representative of the good scalability of the simulator, we remark that in the worst cases
(1024 processes; 96×96 for SW, 192×192 for AW), the speedup with respect to the reference case (24×24
on a single process) is about 590 for AW and 460 for SW, compared with the ideal speedup of 1024.
We also notice that performance scaling is slightly better for AW than SW, which is understood in
terms of workload balance (due to the more homogeneous use of resources in AW); it is in any case
remarkable that, although SW and AW dynamic states imply very different distributions of activity in
space and time, the simulator provides comparable performance scaling figures.
Starting from the simulation speed expressed in terms of equivalent synaptic events per wall-clock
second, DPSNN simulations presents a slow-down factor with respect to the real time, variable with the
simulated network state and the available hw resources used for simulation. For example, considering
a commodity cluster as the one used in this paper, able to allocate up to 64 processes, a network of size
24×24 is about 12 times slower than real-time when simulating a SW state and about 23 times slower
for the AW state. For larger simulations the slow-down factor increases, due to the not perfect scaling
of the simulator performances. In this case, a 96×96 network distributed on 1024 processes presents a
slow-down factor of about 23 for a SW simulation and of about 31 for the AW state.
3.3.2 Impact of Communication
[38] studied the relative impact of computation and communication on the performance of DPSNN
applied to simulations of AW states. For neural network sizes and number of processes in the range
of those reported in this paper, the time spent in computation is still dominant, while communication
grows to be the dominant factor when the number of neurons and synapses per process is reduced.
In this paper, we evaluated the impact of communications on DPSNN performances both on SW and
AW state simulations, using two different approaches. In the case of SW simulations, the analysis has
been carried out with varying λ (therefore varying the ratio of local versus remote excitatory synaptic
connections, at a fixed total number of synapses per neuron): λ = 0.4 imd (60 % local connectivity),
λ = 0.6 imd (35 % local connectivity); clearly, higher λ results in higher payload in communication
between processes. Also, Figure 8A shows the known linear dependence of the slow-wave speed on
λ [39, 40]. As the wave speed increases, the duration of the Up states stays approximately constant (not
shown), so that an increasing portion of the network is simultaneously activated, which in turn may
impact the simulation performance. In physical units, for an inter-modular distance (imd) of 0.4 mm,
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Figure 6: Simulation time scaling and phenomenological behavior. (A) Time consecutive snapshots of
the activity distribution in space, showing the wavefront propagation during a simulation expressing
SW states. (B) Consecutive snapshots of the whole network activity in an asynchronous state. (C-D)
Power spectra of network activity respectively in SW (C) and AW (D) states. (E-F) Scaling of wall-clock
execution time for 1 s of SW (E) and AW (F) simulated activity. In both SW and AW states, the scaling
has been measured on four different network sizes, as in Table 2.
λ = 0.6 imd implies a spatial decay scale of 0.24 mm, and the corresponding speed is approximately
15 mm/s, which is in the range of biologically plausible values [31, 41–44].
Figure 8B shows that the impact of λ on SW simulations is almost negligible. Figure 9 shows, instead,
the impact of different mean firing rates on AW simulations. Higher firing rates imply higher payloads.
DPSNN also demonstrates good scaling behavior in this case, with a slight performance increase for
systems with a higher communication payload; this latter feature is due to communication costs being
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Figure 7: Simulation speed-up. (A) Speed-up of the total number of equivalent simulated synaptic
events per wall-clock second evaluated for SW (circles) and AW simulations (triangles) on the four used
network configurations. Dashed lines stand for ideal speed-up of the simulated synaptic events for SW
(black) and AW (red). (B) Scaling of recurrent, external and equivalent (recurrent + external) synaptic
events per second for two configurations (24×24 and 48×48) in the AW state.
typically dominated by latencies and not bandwidth in spiking network simulations.
Figure 8: Impact of the exponential connectivity parameter λ on SW simulations. (A) Speed of waves
generated by the SW model (3.1Hz) as a function of connectivity spatial scale λ. Average propagation
speed of wavefronts relates to “wave activity” as a function of the parameter λ. For each point, the aver-
age is evaluated over 10 simulations, each time varying the connectivity matrix. In each simulation the
average is computed over all observed waves. The vertical bars represent the standard deviation over
different realizations of the connectivity. (B) scaling of SW simulations for two values of the exponential
connectivity parameter λ: 0.4 imd (blue) and 0.6 imd (orange). The total number of generated synapses
is nearly the same for both λ values, with a different distribution of local and remote synapses, resulting
in an increment of lateral connectivity for larger values, with almost no impact on performance. Scaling
has been measured on a grid of 96×96 columns, with 12M neurons and 17.6G synapses. Performance is
expressed in terms of equivalent simulated synaptic events per wall clock second.
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Figure 9: Impact of different mean firing rates on AW state simulations. A network with 17.6G synapses
(96×96 grid of columns) has been simulated with two different values of mean firing rates, 2.8Hz (blue)
and 8.8Hz (orange), corresponding to a different payload in communications. The plot shows a slight
performance increase, in terms of equivalent simulated synaptic events per second, for systems with
higher firing rate (and higher communication payload).
3.4 DPSNN and NEST: Comparison of Performances
Table 3 reports a performance comparison between DPSNN and NEST using the configuration, de-
scribed in Section 2.5. DPSNN is about 130 times faster than NEST for SW simulations and about 80
times faster for AW cases, and its initialization is about 19 times faster. The memory footprint of DP-
SNN is about 2.5 times lower due to the decisions of representing the identities of presynaptic and
postsynaptic neurons with only 4 bytes per neuron and the storage of weights using only 2 bytes per
synapse (see Table 1). For the comparison of execution speed, we selected the best execution time for
each simulator, for a fixed amount of used hardware resources; that is, the number of nodes of the clus-
ter server. On the NEST simulator, we explored the space of all possible combination of MPI processes
and number of threads during the AW simulations, in order to find the configuration performing better
on a fixed number of hardware resources. In the same configuration, we also compared the initialization
phase, the memory usage, and the SW execution times.
Table 3: Memory footprint, initialization and execution times for 10 s of activity in SW and AW states
required by DPSNN and NEST to simulate a neural network made of 2.8M neurons and 4.4G synapses
(48×48 grid of cortical columns). The second column reports the number of processes over which sim-
ulations are distributed. In case of DPSNN it corresponds to the number of pure MPI processes, while
for NEST it is the number of Virtual Processes (VP). Each VP is calculated as MPI processes × number
of threads, where six threads are used for all NEST simulations.
Execution
platform Init time (s) SW Exec time (s) AW Exec time (s) Memory (GB)
Nodes
Cores/
Procs. DPSNN NEST DPSNN NEST DPSNN NEST DPSNN NEST
2 48 29.2 603.4 1143.3 164555.3 2371.3 164008.8 78.8 208.0
4 96 16.3 299.3 620.0 83305.0 1257.7 85025.2 78.4 200.8
8 192 8.3 149.1 360.0 42601.7 684.9 42425.2 96.3 197.6
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4 Discussion
We presented a parallel distributed neural simulator, with emphasis on the robustness of its performance
and scaling with respect to quite different collective dynamical regimes. This mixed time- and event-
driven simulation engine (Figure 1) has been used to simulate large-scale networks including up to 46
million point-like spiking neurons interconnected by 70 billion instantaneous current synapses.
The development of DPSNN originated from the need for a simple, yet representative benchmark
(i.e. a mini-application) developed to support the hardware/software co-design of distributed and par-
allel neural simulators. Early versions of DPSNN [27] have been used to drive the development of the
EURETILE system [45] in which a custom parallelization environment and the APEnet hardware in-
terconnect were tested. DPSNN was then extended to incorporate the event-driven approach of [28],
implementing a mixed time-driven and event-driven strategy inspired by [29]. This simulator version is
also currently included among the mini-applications driving the development of the interconnect sys-
tem of the EXANEST ARM-based HPC architecture [46]. In the framework of the Human Brain Project
(https://www.humanbrainproject.eu), DPSNN is used to develop high-speed simulation of SW and
AW states in multi-modular neural architectures. The modularity results from the organization of the
network into densely connected modules mimicking the known modular structure of cortex. In this
modeling framework, the inter-modular synaptic connectivity decays exponentially with the distance.
In this section, we first discuss the main strengths of the simulation engine and then put our work
into perspective by comparing the utility and performances of such a specialized engine with those of a
widely used general-purpose neural simulator (NEST).
4.1 Speed, Scaling and Memory Footprint at Realistic Neural and Synaptic Densi-
ties
DPSNN is a high-speed simulator. The speed ranged from 3 × 109 to 4.1 × 109 equivalent synaptic
events per wall-clock second, depending on the network state and the connectivity range, on commodity
clusters including up to 1024 hardware cores. As an order of magnitude, the simulation of a square
cortical centimeter (∼ 27 × 109 synapses) at realistic neural and synaptic densities is about 30 times
slower than real time on 1024 cores (Figure 7).
DPSNN is memory parsimonious: the memory required for the above square cortical centimeter is
837 GB (31 byte/synapses, including all library overheads), which is in the range of commodity clusters
with few nodes. The total memory consumption ranges between 25 and 32 byte per recurrent synapse
for the whole set of simulated neural networks and all configurations of the execution platform (from 1
to 1024 MPI processes, Figure 5). The choice of representing with 4 bytes the identities of presynaptic
and postsynaptic neurons limits the total number of neurons in the network to 2 Billions. However, this
is not yet a serious limitation for neural networks including thousands of synapses per neuron to be
simulated on execution platforms including few hundreds of multi-core nodes. The size of neural ID
representation will have to be enlarged for simulation of systems at the scale of human brains. Concern-
ing synaptic weights, as already discussed, static synapses are stored with only two bytes of precision,
but injection of current and neural dynamics is performed with double precision arithmetic. When
plasticity is turned on, single precision floating-point storage of LTP and LTD contributions is adopted.
The engine has very low initialization times. DPSNN takes about 4 s to set up a network with
∼ 17× 109 synapses (Figure 4). We note that the initialization time is relevant, especially when many
relatively short simulations are needed to explore a large parameter space.
Its performance is robust: good weak and strong scaling have been measured in the observed range
of hardware resources and for all sizes of simulated cortical grids. The simulation speed was nearly
independent from the mean firing rate (Figure 9), the range of connectivity (Figure 8), and from the
cortical dynamic state (AW/SW) (Figure 7).
4.2 Key Design Guidelines of the Simulation Engine
A few design guidelines contribute to the speed and scaling of the simulation engine. We kept as driving
criteria the goals of increasing the locality in memory accesses, the reduction of interprocess communi-
cation, an ordered traversal of lists and a reduction of backward searches and random accesses, the
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minimization of the number of layers in the calling stack, and a complete distribution of computation
and storage among the cooperating processes with no need for centralized structures.
We stored in the memory of a process a set of spatially neighbouring neurons, incoming synapses,
and outgoing axons. For the kind of spatially organized neural networks described in this paper, this
reduces the size of the payload and the required number of interprocess communications. Indeed, many
spiking events will need to reach target neurons (and synapses) stored in the same process of the spiking
neuron itself.
An explicit ordering in memory is adopted for outgoing and ingoing communication channels (rep-
resenting the first branches in an axonal like arborizations). Explicit ordering in memory is also adopted
for other data structures, like: the lists of incoming spiking events and recurrent synapses, the set of in-
coming event queues associated to different synaptic delays. Lists are implemented as arrays, without
internal pointers. Also explicit ordering is used for the set of target neurons. Neurons are progressively
numbered with lower bits in their identifiers associated to their local identity and higher bits conveying
the id of the hosting process. The explicit ordering of neurons and synapses reduces the time spent dur-
ing the sequence of memory accesses that will be followed during the simulation steps. In particular,
lists are travelled only once per communication step, e.g. first searching for target synapses that are
targets of spiking events and then through an ordered list of target neurons.
A third design criteria has been to keep the stack of nested function calls short, following the scheme
described in Figure 1, and attempting to group at each level multiple calls to computational methods
accessing the same memory structure. As an example, both the generation of external synaptic events
(e.g. poissonian stimulus) and the temporal reordering of recurrent and external synaptic events target-
ing a specific neuron, is deferred to the computation of the individual neural dynamics. The execution
of this routine is supported by local queues storing all the synaptic currents targeting the individual
neuron. This queue of events is accessed during a single call of the routine computing the dynamics of
the neuron. In this case the data structure supports both locality in memory and in computation.
Similar design guidelines would be problematic to follow for general purpose simulation engines
that are supposed to support maximum flexibility in the description and simulation of the data struc-
tures and of the dynamics of neurons, axonal arborizations and synapses. Moreover, higher abstraction
requires separating the functionality of the simulation engine into independent modules. This would
dictate a higher number of layers in the calling stack, more complex interfaces and data structures that
hide details like their internal memory ordering.
4.3 Comparison with a State-of-the-art User-friendly Simulator and Motivations
for Specialized Engines
There is a widely felt need for versatile, general-purpose neural simulators that offer a user-friendly
interface for designing complex numerical experiments and provide the user with a wide set of mod-
els of proven scientific value. This boosted a number of initiatives (notably the NEST initiative, now
central to the European Human Brain Project). However, such flexibility comes at a price. Performance-
oriented engines, missing all the layers required for offering user generality and flexibility, contain the
bare minimum code. In the case of DPSNN, this resulted in higher simulation speed, reduced mem-
ory footprint, and diminished initialization times (see Section 3.4 and Table 3). In addition, optimization
techniques developed for such engines on use-cases of proven scientific value can offer a template for fu-
ture releases of general-purpose simulators. Indeed, this is what is happening in the current framework
of cooperation with the NEST development team. Finally, engines stripped down to essential kernels
constitute more easily manageable mini-application benchmarks for the hardware/software co-design
of specialized simulation systems, because of easier profiling and simplified customizations on system
software environments and hardware targets under development.
4.4 Future Works
The present implementation of DPSNN demonstrated to be efficient for homogeneous bidimensional
grids of neural columns and for their mapping of up to 1024 processes, and this facilitates a set of in-
teresting scientific applications. However, further optimization could improve DPSNN performance,
either in the perspective of moving simulations toward million-core exascale platforms or targeting
real-time simulations at smaller scale ( [38]), in particular addressing sleep-induced optimizations in
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cognitive tasks like classification ( [47]). For instance, we expect that the delivery of spiking messages
will be a key element to be further optimized (e.g., using a hierarchical communication strategy). This
will also be beneficial for an efficient support of white-matter long-range connectivity (brain connec-
tomes) between multiple cortical areas.
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5 Supplementary Material
5.1 Initial Construction of Connectivity Infrastructure
During the initialization phase, each process contributes to an awareness about the subset of processes
that should be listened to during subsequent simulation iterations. At the end of this construction phase,
each “target” process should know about the subset of “source” processes that need to communicate
with it, and should have created its database of locally incoming axons and synapses. A simple imple-
mentation of the construction phase can be realized using two steps. During the first step, each source
process informs other processes about the existence of incoming axons and about the number of incom-
ing synapses to be established. A single word, the synapse counter, is communicated among pairs of
processes. Under MPI, this can be achieved by an MPI Alltoall(). Performed once, and with a single-
word payload, the cost of this first step creates a cumulative network load proportional to the square of
the number of processes. The cost of this operation is negligible in the range of processes explored by
this paper. The second step transfers the identities of synapses to be created on each target process. Un-
der MPI, the payload, a list of synapses specific for each pair in the subset of processes to be connected,
can be transferred using a call to the MPI alltoallv() library function. The cumulative load created by
this second step is proportional to the product of the total number of processes and the subset of target
processes reached by each source process. The first step produces two effects: (1) it reduces the cost of
the initial construction of synapses, the second step of the construction phase; and (2) the knowledge
about the non-existence of a connection between a pair of processes can be used to reduce the cost of
spiking transmission during the simulation iterations.
5.2 Delivery of Spiking Messages during the Simulation Phase
Here, we describe the present implementation of the delivery of spiking messages. In this first imple-
mentation, we did not take advantage of the possibility of delivering spikes to targets just before the
deadline imposed by the synaptic-specific delay. Instead, we used a synchronous approach: all spikes
are delivered to target processes before proceeding to the simulation of the next time iteration of the neu-
ral dynamic. The delivery of spiking messages can be split into two steps, with communications directed
toward subsets of decreasing sizes. During the first step, single-word messages (spike counters) are sent
to the subset of potentially connected target processes. On each pair of source-target process subsets,
the individual spike counter gives information about the actual payload (i.e., axonal spikes) that will
have to be delivered, or about the absence of spikes to be transmitted between the pair. The knowledge
of the subset has been created during the first step of the initialization phase, described in a previous
section. The second step uses the spiking counter information to establish a communication channel
solely between pairs of processes that actually need to transfer an axonal spike payload during the cur-
rent simulation time iteration. In MPI, both steps can be implemented using calls to the MPI Alltoallv()
library function. However the two calls establish actual channels among sets of processes of decreasing
size, as described previously.
5.3 Simulation Parameters
The connectivity of a single module can be fully described by setting the values of recurrent synaptic
efficacies (J0ts) and of external stimuli (J
0
t,ext ). According to mean-field theory, specific values must be
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set depending on the network state that has to be simulated. Table 4 summarizes the values of synaptic
efficacies, both for recurrent and external connectivity and for each simulated state.
The dynamic of the LIF neurons with SFA, used throughout all the simulations reported in this paper,
is described by equation 2 in the main article. The values of all the parameters are summarized in Table
4.
Table 4: Simulation parameters. A summary of recurrent synaptic efficacies, external stimulus, and
neural dynamics parameters. Recurrent synapses: Jt,s are the values of synapses connecting the target
neuron t with the source neuron s, for each simulated state. External stimulus: Jt,ext represents the mean
value of the efficacy of external synapses afferent the target neuron t; νt,ext represents its mean firing rate;
Nt,ext is the number of external Poissonian trains per target neuron t for each simulated state. Neural
dynamics parameters: excitatory and inhibitory neurons are modeled according to equation 2 in the
main article. Inhibitory neurons have no adaptation, therefore the second equation does not apply.
Recurrent synapses
State JF,F JB,F JI,F JF,B JB,B JI,B JF,I JB,I JI,I
SW 3.1 Hz 0.600 0.382 0.560 0.382 0.429 0.560 3.17 3.17 3.0
AW 2.8 Hz 0.515 0.412 0.560 0.412 0.429 0.560 -1.5 -1.5 -1.5
AW 8.8 Hz 0.515 0.412 0.560 0.412 0.429 0.560 -1.5 -1.5 -1.5
External stimulus
State JF,ext JB,ext JI,ext νF,ext νB,ext νI,ext NF,ext NB,ext NI,ext
SW 3.1 Hz 0.832 0.858 1.120 3.17 3.17 3.0 400 400 400
AW 2.8 Hz 0.858 0.858 1.120 3.17 3.17 3.0 400 400 400
AW 8.8 Hz 1.416 1.416 1.120 3.17 3.17 3.0 400 400 400
Neural dynamics parameters
Neural
kind
τm
(ms)
Cm
(pF)
E
(mV)
Vθ
(mV)
Vr
(mV)
τarp
(ms)
αw
(mV)
τw
(ms)
gw
(nS)
Exc 20 1 0 20 15 2 1 1000 0.02
Inh 10 1 0 20 15 1 - - -
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